Product Type: Market Research Report
Published by: In-Stat
Published: December 2003
Product Code: R97-1516Description The NPU market has gone through some fairly radical changes. What started as a tiny market, swirling with hype and built around a dozen start-ups with revolutionary technologies, has now become a sizable market being driven by established chipmakers that are relying on time-tested principles for success. Key among the proven concepts is that, in order for high-intelligence devices to thrive, there must be a complete ecosystem in place. Companies, like Intel and Motorola, are taking lessons learned from other processors and applying them to NPUs. For some companies, like Vitesse and IBM, the effort of creating an ecosystem has proven to be more hassle than it was worth, so they have exited the market.
So, while the roster and attitude of NPU makers has changed a lot in a short period of time, what remains is the underlying principle that NPUs can serve as a flexible foundation for a wide spectrum of different applications. This year, we've examined 25 different markets to determine the path that NPUs are most likely to take. While 2003 is expected to finish up around $60 million, there is still a strong potential behind remaining NPU makers, and this market is expected to outpace most other silicon markets for the next 5 years.Table of Contents - Executive Summary
- Introduction
- Methodology
- Technical Overview
- Definitions
- SONET Technology Review
- What Does “Network Processing” Mean?
- Where Do NPUs Fit Within a Nominal System?
- Modularity for Networking Boards
- Why Use NPUs Instead of Other Solutions?
- ASICs versus NPUs
- The Evolving Internet
- How important is software to NPUs?
- Market Overview
- History of the NPU Market
- Profit is Paramount
- The Terrorist Attacks
- Evidence of a Turn Around
- Patience is a Virtue
- The Hope of Tomorrow
- Harmonics are the Key
- Network Processor Forecast
- Forecast Process and Assumptions
- Total Available Market (TAM) Forecasts
- Overall Forecasts
- NPU Revenue Forecast 2002 to 2007
- NPU Shipments Forecast 2002 to 2007
- NPU ASP Forecast 2002 to 2007
- Summary
- Overall Penetration Rates
- Forecasts by Speed Grade
- Metro NPUs
- Core NPUs
- Market Shares
- Network Processor Vendors
- NPU Graveyard
- IBM
- Vitesse
- Teradiant Networks
- Cognigine
- Silicon Access Networks, Inc.
- Mindspeed
- Active NPU Makers
- Agere Systems
- Applied Micro Circuits Corporation (AMCC)
- Bay Microsystems
- Broadcom
- EZchip Technologies
- Intel
- IBM
- Internet Machines Corp. (IMC)
- Motorola
- Xelerated
- Summary
- Appendix A: Glossary
- List of Tables
Table 1. Speeds of the SONET and SDH Hierarchy
Table 2. Terms used in NTC Layout Diagram
Table 3. The Profit Curves Related to an ASIC-based Solution
Table 4. The Profit Curves Related to an NPU-based Solution
Table 5. The Profit Curves Related to an NPU-based Solution
Table 6. Total Available Market Forecast for Metro-Grade NTCs, 2002-2007 (units)
Table 7. Total Available Market Forecast for Core-Grade NTCs, 2002-2007 (units)
Table 8. Network Processor Revenue Forecast 2002 – 2007, ($k)
Table 9. Network Processor Shipment Forecast 2002 – 2007 (units)
Table 10. Network Processor ASP Forecast 2002 – 2007 ($)
Table 11. Summary of Network Processor Market 2002 – 2007 (units, $, and $k)
Table 12. Projected Penetration Rates for Merchant Metro NPUs, 2002 – 2007 (units)
Table 13. Projected Penetration Rates for Merchant Core NPUs, 2002 – 2007 (units)
Table 14. Summary Metro NPU Forecast 2002 – 2007 (units, $, and $k)
Table 15. Metro NPU Revenues 2002 – 2007, ($k)
Table 16. Metro NPU Shipments 2002 – 2007 (units)
Table 17. Summary of Core NPU Forecast 2002 – 2007, (units, $, and $k)
Table 18. Core NPU Revenues 2002 – 2007, ($M)
Table 19. Core NPU Shipments 2002 – 2007, (units)
- List of Figures
Figure 1. Overall Forecast for NPUs, 2002-2007 (k units and $M)
Figure 2. In-Stat/MDR’s Market Segmentation for Network Processors
Figure 3. The Fundamental Components of an SPE
Figure 4. The Addition of a New ADM to a Typical MAN
Figure 5. Types of Processor Architectures and Stage Timing
Figure 6. Generalized NTC Layout Diagram
Figure 7. An Example of Modularity in AdvancedTCA-Based Designs
Figure 8. Desktop Computer Market Shares in 1980
Figure 9. Nominal Volume Curve for a Single NPU Project within a Single Target Market
Figure 10. Compound Volume Curve for Many NPU Projects with Realistic Project Failures
Figure 11. Amalgamation of Queue Managers and Fabric Interfaces into Traffic Managers
Figure 12. A Merchant Silicon-Based MSPP handling Multiple Protocols
Figure 13. AT&T’s Internet Backbone Map
Figure 14. Why Harmonics of 10 Gbps will be the Speeds of Choice to Connect Line Cards
Figure 15. Network Processor Revenue Forecast 2001 – 2006 ($M)
Figure 16. Network Processor Shipment Forecast 2002 – 2007 (k units)
Figure 17. Network Processor ASP Forecast 2002 – 2007 ($)
Figure 18. Market Shares by Revenues for Metro NPUs (%) for 2002
Figure 19. Market Shares by Revenues for Metro NPUs (%) for 1st Half 2003
Figure 20. NP10 and TM10 configuration for OC-192
Figure 21. Block Diagram for the NP-1c’s AdvancedTCA-Based Reference Design
Figure 22. Internal Block Diagram of the IXP2400
Figure 23. The Basic Layout of Internet Machine’s “3 Silicon Musketeers”
Figure 24. Internal Block Diagram of Motorola’s C-3e
Figure 25. Internal Block Diagram of X10 NPU
|
|